Computers & Internet Books:

ASIC/SoC Functional Design Verification

A Comprehensive Guide to Technologies and Methodologies

Format

Hardback

Customer rating

Click to share your rating 0 ratings (0.0/5.0 average) Thanks for your vote!

Share this product

ASIC/SoC Functional Design Verification by Ashok B. Mehta
$338.99
In stock with supplier

The item is brand new and in-stock in with one of our preferred suppliers. The item will ship from the Mighty Ape warehouse within the timeframe shown below.

Usually ships within 3-4 weeks

Availability

Delivering to:

Estimated arrival:

  • Around 24-30 August using standard courier delivery

Description

This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.

Author Biography

Ashok Mehta has been working in the ASIC/SoC design and verification field for over 20 years. He started his career at Digital Equipment Corporation (DEC) working as a CPU design engineer. He then worked at Data General, Intel (first Pentium Architecture Verification team) and after a route of couple of startups, worked at Applied Micro and currently at TSMC. He was a very early adopter of Verilog and participated in Verilog, VHDL, iHDL (Intel HDL) and SDF (standard delay format) technical subcommittees. He has also been a proponent of ESL (Electronic System Level) designs. At TSMC he architected and went into production with two industry standard TSMC ESL Reference Flows that take designs from ESL to RTL while preserving the verification environment for reuse from ESL to RTL. He holds 14 U.S. Patents in the field of SoC and 3DIC design verification. He is also the author of Second Edition of the book "SystemVerilog Assertions and Functional Coverage - A comprehensive guide to languages, methodologies and applications". Springer (June 2016). Ashok earned an MSEE from University of Missouri. In his spare time, he is an amateur photographer and likes to play drums on 70's rock music driving his neighbors up the wall J
Release date NZ
July 7th, 2017
Pages
328
Edition
1st ed. 2018
Illustrations
50 Tables, color; 160 Illustrations, color; 15 Illustrations, black and white; XXXI, 328 p. 175 illus., 160 illus. in color.
Country of Publication
Switzerland
Imprint
Springer International Publishing AG
ISBN-13
9783319594170
Product ID
26798093

Customer reviews

Nobody has reviewed this product yet. You could be the first!

Write a Review

Marketplace listings

There are no Marketplace listings available for this product currently.
Already own it? Create a free listing and pay just 9% commission when it sells!

Sell Yours Here

Help & options

  • If you think we've made a mistake or omitted details, please send us your feedback. Send Feedback
  • If you have a question or problem with this product, visit our Help section. Get Help
  • Seen a lower price for this product elsewhere? We'll do our best to beat it. Request a better price
Filed under...

Buy this and earn 1,529 Banana Points